Product Development Engineer - Nelamangala | Zoek India | 602a7f9af5004651929cc97db3068771
This Browser does not support all the features of .
For the best experience please use a Modern Browser.
Product Development Engineer
Nelamangala, Bangalore Rural, Karnataka
AS PER THE INDUSTRY
Permanent (Full time)
Product Development Engineer Job Description Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp Make significant contributions to design development and validation of testability circuits Evaluation development and debug of complex test methods Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment Creates and tests validation and production test hardware solutions Tests validates modifies and redesigns circuits to guarantee component margin to specification Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability Analyzes early customer returns with emphasis on driving test hole closure activities Creates and applies concepts for optimizing component production relative to both quality and cost constraints Autonomously plans and schedules own daily tasks develops solutions to problems utilizing formal education and judgment Qualifications Job Description In this position you will be responsible for Test vector content implementation and validation of various DFT features such as Scan MBIST JTAG Bscan etc for Intel's leading edge SoC designs Working with PreSi design DFT teams to provide feedback and ensuring vectors are meeting ATE requirements Stabilizing vectors content from Si bring up to volume production meet DPM requirements and test cost requirements on ATE Delivering best in class product impacting Intel's bottom line Proven Experience in Design for Test Debug logic design implementation of Large SOCs Expertise in Scan ATPG at-speed test memory test algorithms Boundary scan JTAG and Functional test debug Good experience in microarchitecture RTL coding system Verilog test bench development Knowledge of other adhoc DFT tests on chip inter connect buses Experience with Synopsys and or mentor tools and basic understanding of the SoC development flow is must Expertise in Si debug shmoo analysis statistical analysis to meet DPM and Test Cost targets Knowledge of scripting in Perl shell Python Qualification Candidate should possess a Bachelors or Masters degree in Computer/ Electrical/ Electronic Engineering with about 8-12 years of experience Strong knowledge of DFT architecture design methodologies and tools Scan MBIST Analog DFT JTAG etc Good understanding of Test Engineering tester debug is desirable Hands on design validation experience with strong proven debug skills A very good team player with good interpersonal planning and excellent communication skills Inside this Business Group The Infrastructure and Platform Solutions Group (IPSG) builds the silicon and platform infrastructure for Intel's silicon design teams. IPSG is comprised of a reusable pool of infrastructure IP blocks, design enabling services such as tools and automation, and a best-in-class post silicon ecosystem that ramps quickly to high volume manufacturing and validation. Our primary mission is to protect Intel's brand by providing the infrastructure necessary to enable all of Intel's products to hit the market on a dependable and predictable cadence.
Posted 1 days ago