What Add job title, key skills
Scroll for more!

Senior Lead Physical Design Engineer- Synthesis & STA

Zoek Pin Bengaluru, Karnataka

Permanent (Full time)

Posted 40 days ago

NXP Semiconductors . (NASDAQ: NXPI) enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better, and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has over 29,000 employees in more than 30 countries and posted revenue of $ billion in 2019. 8-12years Experience in Timing Constraints, Lint, Synthesis, Logic Equivalence, Low Power Checks and STA Timing Signoff. Strong Expertise on Developing Timing Constraints, IO Interface constraints. Hands on experience on various flows of synthesis, synchronous & asynchronous design, DDR, Flash Controller, Serial Interfaces, etc. Exposure to low power intent specification development (CPF or UPF). Must have worked on low power flows and Logic Equivalence Signoff. Must have independently handled timing sign-off of both block level and top level. Good understanding of Design Planning, Place & Route and Power Concepts. Must have worked on lower technology nodes such as 16nm, 5nm etc. Hands on experience of Synopsys RTL2GDSII flow tools. Strong working knowledge of TCL for the development of flows and reporting Strong problem solving and multi-tasking skills. Should be able to run multiple experiments focusing on various PPA targets.

Report job View Company Page
Apply on Hirer's Site
Apply on Hirer's Site
Similar Jobs
Loading...